Pre-Silicon Verification – The Newest Approach to Accelerating Time-to-Market of Advanced Computing Capabilities

Chris Browy, Vice President of Worldwide Sales and Marketing of Avery Design Systems, is a go-to expert on all things functional verification.

Avery, a well-established provider of functional verification solutions, has been around since 1998 supporting a growing and complementary line of SystemVerilog/UVM Verification IP, system-level virtual platform co-simulation and hardware-assisted verification, and gate-level simulation sign-off solutions for system-on-chip (SoC) verification. It is also a member of the ESD Alliance, a SEMI Technology Community.

For full article